10 -

1	1.	An electrostatic discharge circuit connected between a first power supply
2		voltage source and a second power supply voltage source to protect
3		internal integrated circuits from damage due to an electrostatic discharge,
ļ		said electrostatic discharge circuit comprising

a plurality of serially connected polycrystalline silicon diodes formed on a surface of a substrate, each diode having a first electrode and second electrode, said plurality of serially connected polycrystalline diodes including a first diode of the plurality of diodes has its first electrode connected to the first power supply voltage source, and a last diode having its second electrode connected to the second power supply voltage source,

wherein the first electrode is a first region of a polycrystalline silicon being heavily doped with an impurity of a first type and the second electrode is a second region of a polycrystalline silicon being heavily doped with an impurity of a second type, said second region being adjoined to the first region to form an electrical junction.

 The electrostatic discharge circuit of claim 1 wherein the adjoined first and second regions of each diode are formed on shallow trench isolation formed within the substrate.

1	3.	The electrostatic discharge circuit of claim 1 wherein each diode further		
2		comprises a resistor protection oxide formed to overlay a portion of the first		
3		and second regions at the junction.		

- The electrostatic discharge circuit of claim 1 wherein the first electrode of each polycrystalline silicon diode is a cathode and the second electrode of each polycrystalline silicon diode is an anode.
- The electrostatic discharge circuit of claim 4 wherein the impurity of the first type is an N-type impurity having a density of from approximately 10<sup>15</sup> atoms/cm<sup>-3</sup> to approximately 10<sup>21</sup> atoms/cm<sup>-3</sup>.
- The electrostatic discharge circuit of claim 4 wherein the impurity of the second type is a P-type impurity having a density of from approximately  $10^{15}$  atoms/cm<sup>-3</sup> to approximately  $10^{21}$  atoms/cm<sup>-3</sup>.
- The electrostatic discharge circuit of claim 4 wherein each of the polycrystalline diodes has a thickness of from approximately 1000Å to approximately 3000 Å.
- The electrostatic discharge circuit of claim 4 wherein each of the
  polycrystalline diodes has a thickness of from approximately 0.5μm to
  approximately 100μm.

18

The electrostatic discharge circuit of claim 1 wherein a number of the 9. plurality of serially connected polycrystalline silicon diodes is determined by 2 the formula:  $n \ge \frac{V_{noise} + \left|Vx1 - Vx2\right|}{V\tau}$ where: 5 n is the number serially connected of 6 polycrystalline silicon diodes, V<sub>noise</sub> is the maximum voltage level difference allowed to be present on the 9 internal integrated circuits between the 10 first power supply voltage source and the 11 second power supply voltage source, 12 Vx1 is the magnitude of the first power 13 supply voltage source, 14 Vx2 is the magnitude of the second 15 power supply voltage source, and 16 V<sub>T</sub> is the threshold voltage of each 17.

polycrystalline silicon diodes.

1	10.	An integrated circuit formed on a substrate comprising:
2		a first power distribution network connected to a first power supply
3		voltage source;
4		a second power distribution network connected to a second power
5		supply voltage source;
6		a plurality of internal circuits connected between the first and second
7 .		power distribution networks; and
8	1	an electrostatic discharge circuit connected between a first power
9		supply voltage source and a second power supply voltage source
0		to protect said internal circuits from an ESD event, said
1		electrostatic discharge circuit comprising:
2		a plurality of serially connected polycrystalline silicon diodes
3		formed on a surface of a substrate, each diode having a first
4		electrode and second electrode, said plurality of serially
5		connected polycrystalline diodes including a first diode of the
6		plurality of diodes has its first electrode connected to the first
7		power supply voltage source, and a last diode having its
8		second electrode connected to the second power supply
9		voltage source.

20		wherein the first electrode is a first region of a polycrystalline
21		silicon being heavily doped with an impurity of a first type
22	•	and the second electrode is a second region of a
23		polycrystalline silicon being heavily doped with an impurit
24		of a second type, said second region being adjoined to the
25	•	first region to form an electrical junction.
		The integrated circuit of claim 40 when it the adjust of the college of the colle
1	11.	The integrated circuit of claim 10 wherein the adjoined first and second
2 .		regions of each diode are formed on shallow trench isolation formed within
3		the substrate.
1	12.	The integrated circuit of claim 10 wherein each diode further comprises a
2		resistor protection oxide formed to overlay a portion of the first and second
3		regions at the junction
1	13.	The integrated circuit of claim 10 wherein the first electrode of each
2	•	polycrystalline silicon diode is a cathode and the second electrode of each
3		polycrystalline silicon diode is an anode.
1	14.	The integrated circuit of claim 13 wherein the impurity of the first type is an
2		N-type-impurity having a density of from approximately 10 <sup>15</sup> atoms/cm <sup>-3</sup> to
3		approximately 10 <sup>21</sup> atoms/cm <sup>-3</sup> .
1	15.	The integrated circuit of claim 13 wherein the impurity of the second type is
2		a P-type impurity having a density of from approximately 10 <sup>15</sup> atoms/cm <sup>-3</sup> to
3		approximately $10^{21}$ atoms/cm <sup>-3</sup>

12

13

14

1	16.	The integrated circuit of claim 13 wherein each of the polycrystalline diodes
2		has a thickness of from approximately 1000Å to approximately 3000 Å.
1	17.	The integrated circuit of claim 13 wherein each of the polycrystalline diodes
2.		has a thickness of from approximately $0.5\mu m$ to approximately $100\mu m$ .
1	18.	The integrated circuit of claim 10 wherein a number of the plurality of
2		serially connected polycrystalline silicon diodes is determined by the
3		formula:
		V
4		$n \ge \frac{V_{\text{noise}} +  Vx1 - Vx2 }{V_{\text{T}}}$
5		where:
6		<b>n</b> is the number of serially connected
7		polycrystalline silicon diodes,
8		V <sub>noise</sub> is the maximum voltage level
9		difference allowed to be present on the
10		internal integrated circuits between the

vx1 is the magnitude of the first power supply voltage source,

first power supply voltage source and the

# TSMC2001-037 \_

15		•	Vx2 is the magni	tude of the second
16			power supply vol	tage source, and
17		•	$V_T$ is the thresho	ld voltage of each
18			polycrystalline si	licon diodes.
1.	19. A metho	d for forming an electr	ostatic discharge cir	cuit comprising serially
2	connecte	ed polycrystalline silic	on diodes, said meth	od comprising the steps
3	of:			
4	pi	roviding a substrate;		
5	fc	orming polycrystalline	silicon members upo	n said substrate:
6	do	oping a first portion of	each of said polycry	stalline silicon members
7		with an impurity of a	first type;	
8	de	oping a second portion	n of each of said poly	crystalline silicon
. 9		members with an im	purity of a second ty	pe such that a junction is
10	:	formed where the fir	st portion of each of	said polycrystalline
11		silicon members adj	oins said second por	tion of said
12		polycrystalline mem	bers;	
13	CC	onnecting the second	portion of one polycr	ystalline section to the
14	•	first portion of a sub	sequent polycrystalli	ne silicon member;

15		connecting the first portion of a first polycrystalline silicon member to
16		a first power supply voltage source; and
17		connecting the second portion of a last polycrystalline silicon
18		member to a second power supply voltage source.
1	20.	The method of claim 19 further comprising the step of:
2		forming a plurality of shallow trench isolation regions, each
3		polycrystalline silicon member being formed on one of said
4		isolation regions.
1	21.	The method of claim 19 further comprising the step of:
2		forming a resistor protection oxide member upon each of the
3		polycrystalline silicon members to overlay said junction.
1	22.	The method of claim 19 wherein the connecting the first and second
2		portions of the polycrystalline silicon members comprises the steps of:
3		alloying a metal into top surfaces of the first and second portions of
4		each of the polycrystalline silicon members to form contact areas;
5		and
6	,	forming connecting metallization in contact with the contact areas of
7		the first and second portions of each polycrystalline silicon
8		member and between the second portion of each polycrystalline

9		silicon member and the first portion of the subsequent
10		polycrystalline silicon member, the first portion of the first
11		polycrystalline silicon member, and the second portion of the las
12		polycrystalline silicon member.
1	23.	The method of claim 19 wherein the first portion of each of the
2		polycrystalline silicon members is a cathode of each polycrystalline silicor
3		diode and the second portion of each of the polycrystalline members is an
4		anode of each polycrystalline silicon diode.
1	24.	The method of claim 19 wherein the impurity of the first type is an N-type
2		impurity having a density of from approximately 10 <sup>15</sup> atoms/cm <sup>-3</sup> to
3		approximately 10 <sup>21</sup> atoms/cm <sup>-3</sup>
1	25.	The method of claim 19 wherein the impurity of the second type is a P-typ
2		impurity having a density of from approximately 10 <sup>15</sup> atoms/cm <sup>-3</sup> to
3		approximately 10 <sup>21</sup> atoms/cm <sup>-3</sup> .
1	26.	The method of claim 19 wherein each of the polycrystalline silicon membe
2		has a thickness of from approximately 1000Å to approximately 3000 Å.
1	27.	The method of claim 19 wherein each of the polycrystalline silicon membe
2		has a thickness of from approximately 0.5μm to approximately 100μm.
1	28.	The method of claim 19 wherein a number of the serially connected
2		polycrystalline silicon diodes is determined by the formula:

 $n \ge \frac{V_{\text{noise}} + |Vx1 - Vx2|}{|Vx1 - Vx2|}$ where: 5 n is the number serially connected of polycrystalline silicon diodes,  $V_{noise}$  is the maximum voltage level difference allowed to be present on the internal integrated circuits between the 10 first power supply voltage source and the 11 second power supply voltage source, Vx1 is the magnitude of the first power 12 13 supply voltage source, Vx2 is the magnitude of the second 14 power supply voltage source, and 15  $V_T$  is the threshold voltage of each 16 polycrystalline silicon diodes.